Assuming I wanted to use cache coherency to do read-free locks such as FaRM , it would be sufficient to have a structure with one 64-byte array as data to ensure that in an architecture with 64-byte cache lines each Will the structure occupy exactly one cache line?
source
share