I looked all over the datasheet, Xilinx website, digilent, etc. etc. and I can’t find anything! I was able to use the Adept tool to test the health of my cellular memory, but I just can not find any spare VHDL code as a controller to write data to and read data from it! Help!!
source share